



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/803,265	03/09/2001	Yoshitaka Tsunashima	790001-2002	7077
20999	7590	11/19/2003	EXAMINER	
FROMMER LAWRENCE & HAUG 745 FIFTH AVENUE- 10TH FL. NEW YORK, NY 10151			DOLAN, JENNIFER M	
			ART UNIT	PAPER NUMBER
			2813	

DATE MAILED: 11/19/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/803,265

Applicant(s)

TSUNASHIMA ET AL.

Examiner

Jennifer M. Dolan

Art Unit

2813

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 October 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5, 12, 13 and 21-28 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 5, 24 and 26-28 is/are allowed.
- 6) ☒ Claim(s) 1-4, 12, 13, 21-23 and 25 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
- a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

This action is in response to Amdt. B/RCE, filed 10/21/03.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 –3, 21, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wallace et al. in view of U.S. Patent No. 6,130,164 to Gardner et al.

Regarding claim 1, Wallace discloses a semiconductor device (figure 1; column 1, lines 15-44) comprising: a semiconductor substrate (20); and a gate insulating film (column 2, lines 28-30) provided on the substrate, at least part of which includes an insulating film containing metal, silicon, and oxygen (column 2, lines 28-30; lines 45-58); wherein nitrogen is contained in the insulating film containing metal, silicon, and oxygen (column 2, lines 28-58).

Wallace fails to disclose that fluorine is contained in the insulating film.

Gardner discloses a gate insulating film containing both nitrogen and fluorine (column 4, lines 47-58; column 5, lines 8-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the gate insulating film of Wallace, such that it includes fluorine, as taught by Gardner. The rationale is as follows: One of ordinary skill in the art at the time the invention was made would have been motivated to use both fluorine and nitrogen in the gate dielectric,

Art Unit: 2813

because the nitrogen reduces dopant diffusion and improves reliability (see Gardner, column 5, lines 8-20), and the fluorine suppresses hot carrier injection of electrons into the gate oxide or electrode, as well as improves the reliability of the device (see Gardner, column 5, lines 20-29).

Regarding claims 2 and 23, Wallace discloses a semiconductor device comprising a semiconductor substrate (20) and a gate insulating film (ZrSiON or HfSiON films) provided on the semiconductor substrate (column 2, lines 45-61 and column 6, lines 32-55). At least part of the insulating film is considered to contain a metal oxide film, because the film is compositionally graded such that it is nearly a pure metal oxynitride at the top of the insulating film layer (column 6, lines 50-54; column 9, lines 7-27). Wallace further discloses a single insulating film (ZrSiON or HfSiON films) containing metal, silicon, and oxygen provided between the semiconductor substrate and the metal oxide film portion of the ZrSiON (column 6, lines 32-54; column 9, lines 7-27), where nitrogen is contained in the single insulating film containing metal, silicon, and oxygen (column 6, lines 32-54).

Wallace fails to disclose fluorine in the insulating film. Additionally, assuming arguendo, the top, ZrO-rich portion of the film cannot be considered to be "at least part of the gate insulating film including a metal oxide film."

Gardner discloses a gate insulating film containing both nitrogen and fluorine (column 4, lines 47-58; column 5, lines 8-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the gate insulating film of Wallace, such that it includes fluorine, as taught by Gardner, and to specify that the insulating film comprises a separate metal oxide film and single insulating film, such that the single insulating film is between the substrate and the metal

Art Unit: 2813

oxide film. The rationale is as follows: One of ordinary skill in the art at the time the invention was made would have been motivated to use both fluorine and nitrogen in the gate dielectric, because the nitrogen reduces dopant diffusion and improves reliability (see Gardner, column 5, lines 8-20), and the fluorine suppresses hot carrier injection of electrons into the gate oxide or electrode, as well as improves the reliability of the device (see Gardner, column 5, lines 20-29). Additionally, one skilled in the art would have been motivated to provide separate metal oxide and single insulating films, because they would have substantially the same compositional profile as the graded layer of Wallace. Since Wallace already shows that it is advantageous to have a gate insulating film which is primarily Zr-oxynitride at the top of the film, and containing Si, Zr, O, and N between the Zr-oxynitride and the substrate, it is well within the purview of a person skilled in the art to recognize that the Zr-oxynitride portion of the insulating film could be placed in a separate 'layer' without really changing the device structure, profile, composition, or performance.

Regarding claim 3, Wallace discloses that the insulating film is amorphous (column 6, lines 32-34).

Regarding claims 21 and 22, Wallace discloses that the substrate is silicon (column 4, lines 12-18).

3. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wallace et al. in view of Gardner et al. as applied to claim 3 above, and further in view of U.S. Patent No. 6,407,435 to Ma et al.

Wallace fails to disclose a flat insulating film having an opening portion in which the films are formed.

Ma discloses a flat insulating film (311; figures 6-8) having a gate opening portion (300) in which the amorphous metal oxide film (topmost instance of 340) and the gate insulating film containing metal, silicon, and oxygen (bottommost instance of 330 and 340) are formed; and a gate electrode (418) formed on the gate insulating film in the gate opening portion and having a surface which is flush with the flat insulating film (figure 8).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the structure of Wallace as modified by Gardner, such that it is formed in the 'substitute gate structure' taught by Ma. The rationale is as follows: One of ordinary skill in the art at the time the invention was made would have been motivated to use the structure taught by Ma, because Ma shows that it is an equivalent gate structure (see Ma, figures 1-8), and has the additional benefit of being usable in 'substitute gate' manufacturing methods, as well as having a reduced device height (Ma, column 5, lines 16-29; figures 4-8).

4. Claims 12, 13, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wallace et al. in view of U.S. Patent No. 6,261,887 to Rodder and further in view of Gardner et al.

Regarding claim 12, Wallace discloses a semiconductor device comprising: a semiconductor substrate (column 4, lines 14-15); transistor regions having a gate insulating film (36) at least a part of which includes an insulating film containing metal, silicon, and oxygen

Art Unit: 2813

(column 2, lines 28-30; lines 45-58), where the composition ratios of the metal elements, silicon, and oxygen are the same across the substrate.

Wallace fails to disclose distinct first and second transistor regions wherein the composition ratios in the gate insulating films in the first and second regions are different.

Wallace further fails to disclose that at least one of the insulating films contains fluorine.

Rodder discloses distinct first and second transistor regions (16 and 18; column 4, lines 19-30), wherein the gate insulating films have different compositions/dielectric constants (column 11, lines 30-60).

Gardner discloses a gate insulating film containing both nitrogen and fluorine (column 4, lines 47-58; column 5, lines 8-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the semiconductor device of Wallace, such that first and second transistor regions are provided, where the composition ratios of the gate dielectric are different in the first and second regions, as taught by Rodder, and that both nitrogen and fluorine are present in the gate insulating layer, as taught by Gardner. The rationale is as follows: One of ordinary skill in the art at the time the invention was made would have been motivated to provide first and second transistor regions, because for CMOS technology, which is useful for low-dissipation logic circuits, both npn and pnp transistor regions need to be provided and separately optimized (Rodder, column 1, lines 32-44). One further would have been motivated to provide gate insulation layers which differ in concentration between the two regions, because the two regions need gate layers with different work functions and threshold voltages, and a person skilled in the art would recognize that changing the composition ratios of the material in the two regions

Art Unit: 2813

would change the dielectric constant, and thus allow for separate optimization of the work function and threshold voltage in each region, without introducing new materials into the fabrication procedure (Rodder, column 11, lines 30-60). A person skilled in the art would have further been motivated to use both fluorine and nitrogen in the gate dielectric, because the nitrogen reduces dopant diffusion and improves reliability (see Gardner, column 5, lines 8-20), and the fluorine suppresses hot carrier injection of electrons into the gate oxide or electrode, as well as improves the reliability of the device (see Gardner, column 5, lines 20-29).

Regarding claim 13, Wallace discloses a semiconductor device comprising: a semiconductor substrate (column 4, lines 14-15); and transistor regions having a gate insulating film (36) at least a part of which includes an insulating film containing metal, silicon, and oxygen (column 2, lines 28-30; lines 45-58), provided across the whole substrate. The insulating film containing metal, silicon, and oxygen is a metal oxide film.

Wallace fails to disclose distinct first and second transistor regions.

Rodder discloses distinct first and second transistor regions (16 and 18; column 4, lines 19-30).

Gardner discloses a gate insulating film containing both nitrogen and fluorine (column 4, lines 47-58; column 5, lines 8-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the semiconductor device of Wallace, such that first and second transistor regions are provided, as taught by Rodder, and such that fluorine and nitrogen are provided in the gate insulator, as taught by Gardner. The rationale is as follows: One of ordinary skill in the art at the time the invention was made would have been motivated to provide first and second

Art Unit: 2813

transistor regions, because for CMOS technology, which is useful for low-dissipation logic circuits, both npn and pnp transistor regions need to be provided and separately optimized (Rodder, column 1, lines 32-44). Gardner discloses a gate insulating film containing both nitrogen and fluorine (column 4, lines 47-58; column 5, lines 8-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the gate insulating film of Wallace, such that it includes fluorine, as taught by Gardner. Additionally, a person skilled in the art would have been motivated to use both fluorine and nitrogen in the gate dielectric, because the nitrogen reduces dopant diffusion and improves reliability (see Gardner, column 5, lines 8-20), and the fluorine suppresses hot carrier injection of electrons into the gate oxide or electrode, as well as improves the reliability of the device (see Gardner, column 5, lines 20-29).

Regarding claim 25, Wallace discloses that the substrate is silicon (column 4, lines 12-18).

Allowable Subject Matter

5. Claims 5, 24, and 26-28 are allowed.

Response to Arguments

6. Applicant's arguments with respect to all of the claims have been considered but are moot in view of the new grounds of rejection.

Art Unit: 2813

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No. 5,712,208 to Tseng et al. discloses advantages for including both fluorine and nitrogen in a gate oxide film.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Dolan whose telephone number is (703) 305-3233. The examiner can normally be reached on Monday-Friday 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (703) 308-4940. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Jennifer M. Dolan
Examiner
Art Unit 2813

jmd


CARL WHITEHEAD, JR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800